

POSEICO SPA

Via N. Lorenzi 8, 16152 Genova - ITALY Tel. +39 010 6556234 - Fax +39 010 6557519

Sales Office:

Tel. +39 010 6556775 - Fax +39 010 6442510

PHASE CONTROL THYRISTOR AT980

Repetitive voltage up to 6000 V

Mean on-state current 2680 A

Surge current 50. kA

TARGET SPECIFICATION

dic 03 - ISSUE: 3


Symbol	Characteristic	Conditions	Tj [°C]	Value	Unit
BLOCKI	NG				
V RRM	Repetitive peak reverse voltage		120	6000	V
V RSM	Non-repetitive peak reverse voltage		120	6100	V
V DRM	Repetitive peak off-state voltage		120	6000	V
I RRM	Repetitive peak reverse current	V=VRRM	120	300	mA
I DRM	Repetitive peak off-state current	V=VDRM	120	300	mA
CONDU	CTING				
I T (AV)	Mean on-state current	180° sin, 50 Hz, Th=55°C, double side cooled		2680	Α
I T (AV)	Mean on-state current	180° sin, 50 Hz, Tc=85°C, double side cooled		2130	Α
I TSM	Surge on-state current	sine wave, 10 ms	120	50.0	kA
l² t	l² t	without reverse voltage		12500 x1E3	A²s
Vт	On-state voltage	On-state current = 6280 A	120	2.78	V
V T(TO)	Threshold voltage		120	1.30	V
rт	On-state slope resistance		120	0.235	mohm
SWITCH	ING				
di/dt	Critical rate of rise of on-state current, min.	From 75% VDRM , gate 10V, 50hm	120	200	A/µs
dv/dt	Critical rate of rise of off-state voltage, min.	Linear ramp up to 70% of VDRM	120	1000	V/µs
td	Gate controlled delay time, typical	VD=100V, gate source 10V, 10 ohm , tr=.5 μs	25		μs
tq	Circuit commutated turn-off time, typical	dV/dt = 20 V/µs linear up to 75% VDRM		600	μs
Q rr	Reverse recovery charge	di/dt=-20 A/µs, I= 2150 A	120		μC
l rr	Peak reverse recovery current	VR= 50 V			Α
Ін	Holding current, typical	VD=5V, gate open circuit	25	500	mA
I L	Latching current, typical	VD=12V, tp=30µs	25	1000	mA
GATE	, J	7 T T -			
V GT	Gate trigger voltage	VD=12V	25	3.5	V
I GT	Gate trigger current	VD=12V	25	400	mA
V GD	Non-trigger gate voltage, min.	VD=VDRM	120	0.25	V
V FGM	Peak gate voltage (forward)	V V V V V V V V V V V V V V V V V V V	120	10	V
l FGM	Peak gate current			10	A
V RGM	Peak gate voltage (reverse)			10	V
P GM	Peak gate power dissipation	Pulse width 100 µs		150	W
P G	Average gate power dissipation	T disc width 100 µs	+	3	W
MOUNT				<u> </u>	
	Thermal impedance, DC	Junction to heatsink, double side cooled		0.5	°C/kW
R th(j-h)		,	+	8.5	
R th(c-h)	Thermal impedance	Case to heatsink, double side cooled	+	20 / 120	°C/kW
Тj	Operating junction temperature Mounting force		+	-30 / 120 80	°C kN
F	TIVE AND OUR OF THE STATE OF TH			00	IV I A

AT980 PHASE CONTROL THYRISTOR




TARGET SPECIFICATION dic 03 - ISSUE: 3


ON-STATE CHARACTERISTIC Tj = 120 °C




SURGE CHARACTERISTIC Tj = 120 °C



TRANSIENT THERMAL IMPEDANCE DOUBLE SIDE COOLED





Cathode terminal type DIN 46244 - A 4.8 - 0.8 Gate terminal type AMP 60598 - 1

All the characteristics given in this data sheet are guaranteed only with uniform clamping force, cleaned and lubricated heatsink, surfaces with flatness < .03 mm and roughness < 2 μm .

In the interest of product improvement POSEICO SpA reserves the right to change any data given in this data sheet at any time without previous notice.

If not stated otherwise the maximum value of ratings (simbols over shaded background) and characteristics is reported.

